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Abstract—Software-based self-test (SBST) is being widely used
(often as a complement to other techniques) in both manufac-
turing and in-the-field testing of processor-based devices and
Systems-on-Chips. Unfortunately, the stuck-at fault model is
increasingly inadequate to match the new and different types
of defects in the most recent semiconductor technologies, while
the explicit and separate targeting of every fault model in SBST
is cumbersome due to the high complexity of the test-generation
process, the lack of automation tools, and the high CPU-intensity
of the fault-simulation process. Moreover, defects in advanced
semiconductor technologies are not always covered by the most
commonly used fault-models, and the probability of defect-
escapes increases even more. To overcome these shortcomings we
propose the first fault-independent SBST method. The proposed
method is almost fully automated, it offers high coverage of non-
modeled faults by means of a novel SBST-oriented probabilistic
metric, and it is very fast as it omits the time-consuming test-
generation/fault-simulation processes. Extensive experiments on
the OpenRISC OR1200 processor show the advantages of the
proposed method.
I. INTRODUCTION
Current ICs require advanced testing techniques for screen-
ing defective devices. However, the strict design constraints
and the need to test the target devices at the normal mode
of operation, sometimes impose the use of non-intrusive test
methods [15]. Therefore, design-for-testability solutions, like
scan or built-in self-test, can be complemented with functional
solutions, such as software-based-self-test for processor-based
ICs. SBST executes test-programs that activate potential faults
inside the circuit and propagate the errors to observable sites,
like the memory [22], [23], [29]. SBST is fully autonomous,
it does not alter the circuit structure and it does not affect its
performance. Moreover, it is applied exactly at the operating
conditions without over-testing the circuit, it facilitates the
periodic monitoring in-the-field with limited intrusiveness with
respect to the normal-mission operation [11], [20], and it does
not compromise the internal state of the circuit [23].
The major challenge of SBST is the generation of small test-
programs that offer high fault coverage in short test-time [21],
[31], [35]. SBST programs can be generated manually [28],
semi-automatically [12] or automatically, targeting different
processor architectures and fault models [29]. Various me-
thods target microprocessors with caches [9], shared-memory
schemes [2], floating-point units [36] and dual-issue processors
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[6]. Deterministic techniques exploit the regularity of sub-
modules [4], [5], [13], [17], [18], [24], [25], while others use
automatic-test-pattern-generation (ATPG) [27] and evolution-
ary algorithms [3], [27], [30]. In [7] the effectiveness of SBST
for a given level of dependability is evaluated.
Despite their benefits, SBST methods suffer from drawbacks
too. First of all, they often target the traditional stuck-at fault
model, which is inadequate for detecting many defects. In
addition, most SBST techniques are not systematic, therefore
they require extensive human intervention and long develop-
ment times. Moreover, they involve the CPU-intensive process
of fault-simulating multi-million gate designs for multi-million
clock cycles using multiple fault models and specialized
functional (non-scan) simulators. Besides these deficiencies,
the shrinking process technologies, the physical limits of
photo-lithographic processes and new materials introduce new
defects that are not always accurately modeled by the most
commonly used fault models [32]. Therefore, fast, low-cost
and highly effective SBST-based techniques are required to
improve the defect screening of processor-based devices.
In this paper we present the first fault-independent SBST
method. The proposed method offers short test-program gen-
eration time as it is almost fully systematic, and it exploits
multiple design models of the processor in order to maximize
the non-modeled fault coverage of the test-programs under
strict test-application-time and test-program-size constraints.
The test-programs are evaluated by means of a novel and very
effective SBST-oriented probabilistic metric, which considers
both the architectural model and the synthesized gate-level
netlist of the processor. The proposed metric is very fast as
it omits the time-consuming functional fault-simulation, and
it can be applied to any SBST-based method. In addition,
the very high fault-coverage ramp-up of the generated test-
programs offers additional test-time benefits in periodic-testing
and in abort-at-first-fail environments in manufacturing testing.
II. MOTIVATION
SBST methods typically target only the stuck-at fault model
[3]–[7], [12], [13], [17]–[20], [22]–[25], [27], [29], [30], [35],
[36]. However, the defect coverage of the test programs can
be enhanced by probabilistically evaluating their potential to
detect arbitrary defects without targeting any particular fault
model. Such an approach was proposed in [14], [26] for non-
scan sequential circuits modeled at the register-transfer level
(RTL). However, RTL models limit the effectiveness of these
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Fig. 1. Output deviation calculation example
methods for detecting silicon defects. Moreover, these methods
require an automatic-test-equipment (ATE) to apply the test
sequences and to monitor the outputs at each clock cycle,
whereas processors have very few (or even none) observable
outputs (the main observation site is the embedded memory of
the system). Therefore, they are not suitable for SBST, which
is by definition fully autonomous and ready to be applied in-
the-field without the need of any ATE.
Gate-level output-deviations on the other hand are very
effective in detecting silicon defects in structural testing [16],
[33], [34]. They are probability measures that reflect the like-
lihood of error detection at circuit outputs; they are computed
without explicit fault grading, hence the computation (linear
in the number of gates) is feasible for large circuits. At first a
probability map, the confidence-level (CL) vector, is assigned
to every circuit gate. For every input pattern, each line i is
assigned signal probabilities p0i , p
1
i to be at logic 0 and 1,
respectively. The CL vector Ri of gate Gi with m inputs has
2m components r0...00i , r
0...01
i , . . . , r
1...11
i , each denoting the
probability that the gate output is correct for the respective
input combination. Let y be the output of a NAND gate with
inputs a, b. We have p0y = p
0
ap
0
b(1 − r00i ) + p0ap1b(1 − r01i ) +
p1ap
0
b(1 − r10i ) + p1ap1br11i and p1y = p0ap0br00i + p0ap1br01i +
p1ap
0
br
10
i + p
1
ap
1
b(1 − r11i ). Likewise, signal probabilities can
be computed for other gate types [33]. For any gate Gi let its
fault-free output value for input pattern tj be d, with d ∈ 0, 1.
The output deviation ∆Gi,j of Gi for tj is defined as P d
′
Gi
(d′
is the complement of d), and it is a measure of the likelihood
that the gate output is incorrect for tj . The deviation values at
the circuit outputs are indicative of the probability for arbitrary
defects to be detected at these outputs.
Fig. 1 shows a circuit with three gates G1, G2, G3, and
confidence level vectors R1, R2 assigned to the NOR and
NAND gates [33]. For each input pattern, the output-deviation
is the probability the output ‘z’ to be faulty, which is shown
in bold in the two last columns of the Table. Note that the
most promising pattern for detecting defects is (a, b, c, d) =
(1, 1, 1, 1) as it provides the highest output deviation value.
In this paper we propose the first output-deviation-based
metric that exploits the architectural and the gate level models
of the processor to evaluate SBST sequences. Even though
this metric can enhance the non-modeled fault-coverage of any
SBST technique, we apply it on test macros [12], [19]. Test
macros are very effective for stuck-at faults, but they have
never been exploited for non-modeled faults. Every macro
is associated with one machine-level instruction executing a
specific function wrapped with additional instructions that set
the macro parameters (i.e., the operand values) and propagate
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the results to observable memory positions. At the architectural
level, instruction-based test-macros are synthesized that exer-
cise the various modules of the processor and observe the re-
sponses. Multiple instances of every test-macro are generated
by combining instructions that maximize the probability of
detecting non-modeled defects, and by randomly varying their
operands. Each test-macro instance (TMI) is evaluated by the
means of a novel output-deviation-based metric computed at
the gate-level netlist of the processor, and the most effective
ones are selected to synthesize test programs, according to
specific test-time and test-program-size constraints.
III. SBST USING OUTPUT-DEVIATIONS
Fig. 2a presents the proposed test-generation method, which
consists of five steps. Initially, one test-macro is manually gen-
erated for every instruction of the processor. This instruction
is called hereafter the Central-Instruction (CI) of the macro
and it exercises specific units of the processor. For example,
the instruction add rc, ra, rb of the OR 1200 processor [1]
executes the arithmetic operation rc = ra + rb (ra, rb, rc are
general purpose registers), and it exercises the ALU and the
control unit. If the result of the addition is observable then
this instruction constitutes a test for these units. The quality
of this test depends on the contents of ra, rb, rc, which are set
by the means of the Wrapper-Instructions (WIs). For example,
the test-macro generated for the instruction add rc, ra, rb is
shown in Fig. 2b. The first four instructions are WIs that
load the high/low 16-bit parts of registers ra, rb with the 16-
2
bit values XH , XL, YH , YL. The next instruction is the CI
and the last instruction is a WI that stores the result at the
physical address obtained by combining Z, r0.
Similar macros are generated for every instruction of the
processor, with two exceptions. First, the instructions used
as WIs do not become CIs, because the faults activated by
them are observable when they are executed as WIs. Second,
the CIs that do not produce directly observable results (e.g.
branch instructions) use WIs to provide the observable results.
For example, upon correct execution of a branch-based CI , a
WI stores a pre-determined value at an observable memory
position, thereby making the results of the branch instruction
observable. The generation of the test-macros requires some
knowledge of the instruction set and the architecture of the
processor, but it is an one-time and rather simple task.
The defect coverage of every test-macro depends on the
operands of the central and wrapper-instructions. To this
end, we propose a completely automated process to generate
test-macro instances (TMIs) with high non-modeled defect
coverage. Let K be the number of different macros TM1,
TM2, . . . , TMK generated at the first step (one for every
CI). Then, N random instances TMI1i , TMI
2
i , . . . , TMI
N
i
are generated for every TMi at the second step, by randomly
varying every operand of TMi. For the particular macro shown
in Fig. 2b the TMIs are generated by varying the registers
ra, rb, rc, and their values, as well as the values X , Y and Z.
At the third step, we run logic simulation on the gate-level
netlist of the processor using the N × K TMIs generated
at the previous step, and the logic values generated at the
inputs/outputs of selected units of the processor are recorded at
the clock cycles when these units are excited by each TMIji .
For example, when the CI shown in Fig. 2b is executed, the
inputs/outputs of the ALU are recorded during the clock cycle
when the arithmetic values stored into registers ra and rb are
applied at the inputs of the ALU (see Fig. 2d). These logic
values constitute one functional test-vector/response applied
by the TMI . Every TMI generates a number of functional
test-vectors/responses that excite various units of the processor.
These vectors are generated during the clock cycles when their
responses are observable either immediately (e.g. the output of
the ALU stored into register rC) or later through the wrapper-
instructions. One example is shown in Fig. 2c for the test-
macro of Fig. 2b. The first four instructions require two clock
cycles to be executed (they are fetched from the memory),
and the functional test-vectors are generated at their second
clock cycles. The last two instructions require one clock cycle
to be executed (they are fetched from the cache), and the
functional test-vectors are generated at both clock cycles. The
more effective are the functional test-vectors of TMIji in
detecting defects, the higher is the test-quality of TMIji .
In order to evaluate the functional test-vectors of the TMIs
the combinational logic of every processor unit exercised by
a functional test-vector is used to calculate the deviations of
its outputs for this test-vector, as it is shown in Section II. For
example, in Fig. 2d we show the functional test-vector FV 5
generated during the execution of the CI shown in Fig. 2b,
where the ALU receives inputs from registers ra, rb and it
stores the result in register rc. The computation starts from
the inputs to the outputs of the ALU.
In order to identify the most effective functional test-vectors,
we apply first the vectors that excite one unit, and we calculate
the maximum deviation value that is generated at every output
p of that unit. This process is applied separately for every
TMi, because different test-macros exercise different parts
of the units. Let NVi be the number of functional test-
vectors generated by TMi. In the particular case of TMI
j
i
FV (TMIji , 1), FV (TMI
j
i , 2), . . . , FV (TMI
j
i , NVi) are
generated. The output deviations of FV (TMIji , k) are com-
puted for j ∈ [1, N ], k ∈ [1, NVi], and the proximity of
each deviation value to the highest deviation value found at
every output is calculated. Let Max(TMi, p, v) be the highest
deviation value found for all functional test-vectors of every
instance TM ji of TMi (j ∈ [1, N ]) at output p for logic
response v (v = 0, 1). Then, for each FV (TMIji , k) all the
pairs (p, v) with deviation values Dev(FV (TMIji , k), p, v)
higher than a threshold value constitute the set MS(TMIji , k)
(the rest of the pairs are not further considered for this func-
tional test-vector). This threshold value THR is a percentage
of the highest deviation value Max(TMi, p, v) at this output,
i.e., Dev(FV (TMIji , k), p, v) ≥ THR × Max(TMi, p, v),
with THR usually in the range 90% − 100%. Note that the
higher is the value of THR, the more strict is the selection
process towards pairs (p, v) with high deviation values.
Besides the high deviation values, the potential of
FV (TMIji , k) to detect defects at the outputs p and logic
response v with (p, v) ∈ MS(TMIji , k) depends on two
parameters. The first one is the number of faults that are
observable at output p, Faults(p), which is proportional to the
size of the logic cone driving p. Therefore, we set Faults(p)
equal to the number of gates in the fan-in cone size of p. The
second one is the number of functional test-vectors generated
by all random instances of TMi that provide high deviation
for each pair (p, v). The higher is this number, the higher is the
probability that, eventually, some of the selected TMIs will
provide functional test-vectors with high deviation values for
this pair. Therefore, this output-logic value pair is given low
priority PR(TMi, p, v) to bias the selection towards TMIs
that embed functional test-vectors with high deviation values at
more difficult pairs. PR(TMi, p, v) is set equal to the inverse
of the proportion of all functional test-vectors generated by
every random instance of TMi that offer high deviation value
for (p, v). FV (TMIji , k) is assigned a weight equal to
WFV (TMIji , k) =
∑
(p,v)∈MS(TMIji ,k)
Faults(p)× PR(TMi, p, v) (1)
Then, a weight is assigned to TMIji equal to the sum of the
weights of its functional test-vectors
W (TMIji ) =
∑
k=1...NVi
WFV (TMIji , k) (2)
The higher is the value of W (TMIji ), the more effective is
the instance TMIji for detecting non-modeled defects.
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At the next step, for every test-macro TMi the M most
effective out of the N random instances TMIji are selected
as follows: at first, the instance TMIji with the highest weight
W (TMIji ) is selected. Since TM
j
i tends to detect many de-
fects at the outputs p ∈ ⋃NVik=1 MS(TMIji , k) the effectiveness
of the rest of the instances with high deviations at these outputs
decreases (less defects tend to remain undetected at these
outputs). Therefore, we decrease the priority of these outputs
by a constant factor F and the weights of the remaining
instances are re-computed by applying again eq. (1), (2). Then,
the next instance with the highest weight is selected and the
same process continues until M instances are selected. The
higher is the value of F , the faster we select instances that
maximize the deviation values at all the outputs.
After the M most effective instances of every test-macro
are selected, all the M × K instances are evaluated again
and they are re-ordered in such a way to achieve the highest
defect-coverage ramp-up. In this case, all the M×K instances
are evaluated together by considering all the targeted units of
the processor. We set Faults(p) at their initial values and
the weights W (TMIji ) are re-computed. The instance with
the highest weight is selected every time and the values of
Faults(p) are updated as shown before.
The test-macros generated using this method are very ef-
fective in detecting non-modeled defects. However, the use of
a single CI reduces the delay-defect coverage in units like
the ALU, which require the application of pairs of successive
functional test-vectors, and thus pairs of successive CIs. In
Fig. 3 we present: a) the Accumulated-Test Macro (A-TM) that
embeds two similar successive CIs (one operand of the second
CI is the result of the first CI), and b) the Independent-Test
Macro (I-TM) that embeds two independent successive CIs.
Since both CIs in every A-TM instance (A-TMI) consist of
the same instruction, the test-generation flow is exactly the
same with the flow shown in Fig. 2a except of the additional
functional test-vector of the second CI . However, in the case
of I-TMs separate evaluation and selection of the first and
second CI is required (note that both CIs detect defects, but
most of the delay-defects are detected by the second CI). To
this end, different priority values PR and sets MS of outputs
with high deviation values are manipulated for the first and the
second CI of all I-TMIs, while the generation of the I-TMIs
is done as follows: multiple random instances of regular TMIs
with a single CI are generated, but only the functional test-
vector of their CI is evaluated using eq. (1), (2). The two CIs
with the highest weights are combined to generate an I-TMI
(the CI with the highest weight is used as second in the pair to
favor the detection of delay defects). Then, the selected CIs
are removed and the same process is repeated for generating
the next N I-TMIs using the remaining CIs.
IV. EXPERIMENTAL RESULTS
In order to evaluate the proposed methodology we run
extensive experiments on the 32-bit scalar OR1200 RISC
processor [1], which has a Harvard micro-architecture, 5-stage
integer pipeline, virtual-memory support (MMU) and basic
DSP capabilities. The most important units of the processor
are the ALU, the Multiply-Accumulate (MAC), the Load-Store,
the Instruction-Decoder, the Register-File and the Exception-
Handling unit. The processor has one embedded instruction
cache and one embedded data cache of size 8KB each. The
RTL netlist of the processor was synthesized into a gate-level
netlist using the NanGate 45nm technology and commercial
tools. The gate-level netlist (excluding the memories) consists
of 17.6K cells. One instruction is fetched from the cache at
every clock cycle, while additional clock cycles are required
when the data are fetched from the memory and/or conditional
branch instructions are executed.
The proposed methodology was developed using C++ and
Python. All the major units of the processor were targeted
except of the exception-handling unit and the embedded
caches, which require special test-generation mechanisms. 122
A− TMs and 122 I − TMs were generated consisting of 3-
12 and 3-18 instructions, respectively (one A− TM and one
I − TM for every instruction used as CI). For each test-
macro 150 random instances were generated (overall 18,300
A−TMIs and 18,300 I−TMIs) and 12 test-programs were
automatically generated as follows:
• Baseline (A-TM): 2, 5 and 10 instances were selected
randomly out of the 150 instances generated for every
A− TM (overall 244, 610 and 1220 A− TMIs).
• Baseline (I-TM): 2, 5 and 10 instances were selected
randomly out of the 150 instances generated for every
I − TM (overall 244, 610 and 1220 I − TMIs).
• Prop. (A-TM): 244, 610 and 1220 A − TMIs were
selected using the proposed method.
• Prop. (I-TM): 244, 610 and 1220 I − TMIs were
selected using the proposed method.
For every baseline approach 3 different test-programs were
generated, and the average defect coverage is reported. The
running time of the proposed method on a single 64-bit CPU
running at 1.2GHz was less than one day in the worst case.
All test-programs were evaluated for detecting non-modeled
faults using two surrogate fault models: the stuck-at and the
transition-delay fault models. None of these models were ex-
plicitly targeted by the test-macro generation process. Instead,
they were used to evaluate the potential of the proposed
method to detect non-modeled faults. Even though the pro-
posed method does not involve any fault simulations, they
were applied using commercial tools for evaluating the gen-
erated test-programs on a server with 48 CPUs running at 2.5
GHz. The stuck-at fault-simulation time for each test-program
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Fig. 4. Stuck-At and Transition-Delay Fault Coverage (244 TMIs).
was between 3.5 days (for 244 TMIs) up to 12.5 days (for
1,220 TMIs), and the transition-delay fault-simulation time
was between 4.5 days and 2 weeks.
Fig. 4a and Fig. 4b present the stuck-at and the transition
fault-coverage of all the targeted units of the processor for
the test-programs with 244 TMIs. The x-axis presents the
test-time (clock cycles) and the y-axis presents the fault
coverage. It is obvious that the proposed methods drastically
outperform the baseline approaches in terms of stuck-at and
transition fault-coverage, but most importantly they offer very
high coverage ramp-up, which can further reduce the test-
time in strictly constrained manufacturing and periodic-test
applications. The proposed method cannot achieve complete
stuck-at fault coverage on the OR1200 processor, due to the
existence of functionally untestable faults, but it achieves a
stuck-at coverage very close to the one reported in [17] for
the same processor (although in that case test generation was
manual). Moreover, the use of general purpose processors for
specific applications may restrict the usage of certain parts
of the processor [10], thereby further reducing the maximum
attainable fault-coverage for these devices.
I−TMs are conjectured to offer higher delay fault coverage
than A−TMs as they do not suffer from correlation between
the operands of the first and the second CI . However, in the
case of the OR1200 processor, all possible CIs pairs that
exercise the MAC unit are inherently correlated because they
use accumulator-type instructions. This feature imposes an
additional WI between the first and the second CI in the
I − TMs to break this correlation, which adversely affects
the non-modeled delay fault coverage of this unit. As shown
in Fig. 4, I − TMs offer higher stuck-at coverage for the
processor, and higher transition-fault coverage for units like
the ALU that do not suffer from this limitation. However, the
reduced effectiveness of I − TMs for detecting delay defects
at the MAC unit adversely affects the defect-coverage of the
processor. Nevertheless, I−TMIs are expected to offer higher
delay-defect coverage than A−TMIs, except for units similar
to the MAC unit, where A− TMs should be used instead.
Table I presents the test-program size, the test-time, the
stuck-at fault-coverage and the transition fault-coverage for
the baseline (BSL) and the proposed approaches. We note
that the proposed method offers the highest benefits when a
TABLE I
SOFTWARE-BASED-SELF-TESTING RESULTS
Test Program Test Time Stuck-At Transition
Size (KBytes) (msec) Faults (%) Faults (%)
TMIs BSL Prop BSL Prop BSL Prop BSL Prop
A
-T
M
2x122 8.9 9.8 0.058 0.064 80.3 87.7 54.1 73.6
5x122 19.1 20.8 0.104 0.112 86.7 89.8 67.9 78.3
10x122 36.1 36.1 0.179 0.179 89.1 90.4 74.3 81.0
I-
T
M
2x122 9.6 13.8 0.061 0.081 81.9 88.9 52.2 70.3
5x122 21.0 27.7 0.111 0.139 88.5 90.7 65.3 75.3
10x122 39.9 47.4 0.193 0.224 91.0 91.2 72.7 76.7
small number of TMIs are selected because the proposed
output-deviation based metric is very effective in identifying
the TMIs with the highest non-modeled fault coverage.
Therefore, its effectiveness depends mostly on the potential of
the output-deviation based metric to identify the most effective
TMIs, and less on the amount of randomization (note that
when the number of the selected TMIs increases some less
effective ones are inevitably selected and the large gap between
the proposed and the baseline approach reduces). We also note
that the larger size (and test-time) of the test-programs based
on I−TMIs as compared to A−TMIs is due to the higher
number of WIs in I − TMIs (see Fig. 3). Moreover, the
proposed method tends to select TMIs with large numbers
of WIs, therefore it generates test-programs slightly larger
than the baseline method. Nevertheless, the defect coverage
of the proposed method remains higher even in cases that the
baseline test-programs contain more TMIs.
Finally, in Fig. 5 we compare test-programs with 244 and
610 A-TMIs generated using the proposed method against
various SBST programs [8]. The proposed test-programs out-
perform the rest of the programs in terms of both test-program-
size and test-time, while they offer higher (or similar) stuck-at
and transition fault-coverage. Similarly, our method achieves a
comparable stuck-at fault coverage with respect to [17], with
much lower test duration. Taking also into account that they
were generated very fast and almost fully systematically, the
superiority of the proposed method becomes apparent.
V. CONCLUSIONS
In this paper we have presented an SBST test generation
method that offers high non-modeled fault coverage in a semi-
automatic manner and with short computational time. Instead
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Fig. 5. Comparisons against other SBST programs.
of applying time-consuming fault-simulations using multiple
fault-models, the proposed method uses logic simulation and
a novel SBST-oriented probabilistic metric that exploits both
the architectural and the gate-level model of the processor.
The proposed method is fast, it is almost fully automated, and
it achieves high non-modeled fault-coverage ramp-up. Exper-
iments on the OR1200 processor demonstrate the advantages
of the proposed SBST method.
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